Adding design rules for PCBWay

This commit is contained in:
Seth Hillbrand
2019-07-19 11:37:43 -07:00
parent a4ebe5dc5f
commit e3c36eb6b8
7 changed files with 1232 additions and 0 deletions

4
PCBWay/PCBWay-cache.lib Normal file
View File

@@ -0,0 +1,4 @@
EESchema-LIBRARY Version 2.4
#encoding utf-8
#
#End Library